

PCTWORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)


(51) International Patent Classification 6: G06F 13/38		(11) International Publication Number: WO 97/36244
A1		(43) International Publication Date: 2 October 1997 (02.10.97)
(21) International Application Number: PCT/NO97/00007		(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, US, UZ, VN, ARIPO patent (KB, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).
(22) International Filing Date: 10 January 1997 (10.01.97)		
(30) Priority Data: 961248 28 March 1996 (28.03.96) NO		
(71) Applicant (for all designated States except US): VMETRO A/S [NO/NO]; Nedre Rommen 5, N-0988 Oslo (NO).		
(72) Inventors; and (75) Inventors/Applicants (for US only): MELSOM, Torje [NO/NO]; Olav Aukrusts vei 13b, N-0390 Oslo (NO). NYGAARD, Thomas [NO/NO]; Vårveien 17b, N-1182 Oslo (NO).		
(74) Agent: LARSEN, Rolf, Chr., B.; ABC-Patent, Siviling. Rolf Chr. B. Larsen a.s, Brynsvn. 5, N-0667 Oslo (NO).		

Published*With international search report.**Before the expiration of the time limit for amending the claims and to be republished in the event of the receipt of amendments.*

(54) Title: DATA TRANSFER ASSEMBLY

(57) Abstract

Data transfer assembly comprising a primary (1) and a secondary (2) bus for electronic, digital data signals adapted to a pre-determined standard, e.g. a PCI local bus, at least two electronic memory devices (3) of any known type, and means for storing and down-loading of the electronic data to and from said buses (1, 2), which also comprises at least two control devices (4, 5), e.g. a i960®RP processor from Intel®, adapted to said standard, each said control device having three ports of which: the first port is connected to one of the said memory devices (3) for loading and unloading of data to and from said memory device; the second and third ports (4P, 4S, 5P, 5S) are connected to said primary and secondary buses (1, 2) and are capable of communication with said primary and secondary buses using said standard; each control device (4, 5) being capable of loading data received from the buses, and transmitting downloaded data to the said buses (4, 5); the said control devices comprise a communication bridge, e.g. a PCI to PCI bridge, between its ports (4P, 4S, 5P, 5S), providing data communication between the primary and secondary buses.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AL	Albania	ES	Spain	LS	Lesotho	SI	Slovenia
AM	Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
AT	Austria	FR	France	LU	Luxembourg	SN	Senegal
AU	Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
AZ	Azerbaijan	GB	United Kingdom	MC	Monaco	TD	Chad
BA	Bosnia and Herzegovina	GE	Georgia	MD	Republic of Moldova	TG	Togo
BB	Barbados	GH	Ghana	MG	Madagascar	TJ	Tajikistan
BE	Belgium	GN	Guinea	MK	The former Yugoslav Republic of Macedonia	TM	Turkmenistan
BF	Burkina Faso	GR	Greece	ML	Mali	TR	Turkey
BG	Bulgaria	HU	Hungary	MN	Mongolia	TT	Trinidad and Tobago
BJ	Benin	IE	Ireland	MR	Mauritania	UA	Ukraine
BR	Brazil	IL	Israel	MW	Malawi	UG	Uganda
BY	Belarus	IS	Iceland	MX	Mexico	US	United States of America
CA	Canada	IT	Italy	NE	Niger	UZ	Uzbekistan
CF	Central African Republic	JP	Japan	NL	Netherlands	VN	Viet Nam
CG	Congo	KE	Kenya	NO	Norway	YU	Yugoslavia
CH	Switzerland	KG	Kyrgyzstan	NZ	New Zealand	ZW	Zimbabwe
CI	Côte d'Ivoire	KP	Democratic People's Republic of Korea	PL	Poland		
CM	Cameroon	KR	Republic of Korea	PT	Portugal		
CN	China	KZ	Kazakhstan	RO	Romania		
CU	Cuba	LC	Saint Lucia	RU	Russian Federation		
CZ	Czech Republic	LJ	Liechtenstein	SD	Sudan		
DE	Germany	LK	Sri Lanka	SE	Sweden		
DK	Denmark	LR	Liberia	SG	Singapore		
EE	Estonia						

WO 97/36244

PCT/NO97/00007 RECEIVED
CENTRAL FAX CENTER

AUG 31 2006

DATA TRANSFER ASSEMBLY

This invention relates to a data transfer assembly comprising two busses, (from now referred to as the primary and secondary bus) for electronic, digital data signals adapted to a predetermined standard, e.g. a PCI local bus, at least two electronic memory devices of any known type connected to said primary bus for storing and down-loading of the electronic data, and to said secondary bus for transmitting the downloaded data.

10 The present invention relates to systems using the VMEbus, which is a standard used for interconnecting different types of apparatus, e.g. for data acquisition and processing. The different electronic devices are built as modules adapted to specific physical and electrical requirements, and communicating with each other using the VME bus. Thus the different modules may be bought from different vendors, and still work together. Each module in this system may in its turn comprise modules according to another standard, the PMC (PCI Mezzanine Cards). PCI (Peripheral Component Interconnect) local bus is a data bus provided by Intel® also comprising protocols for communication between different components in a system. The PCI local bus has a peak bandwidth of 132 Mbytes/second. It is also meant to provide "Plug & Play" operation for add-in boards.

25 A main object to this invention is to provide a system for handling data in applications with high bandwidth requirements, using a PCI local bus. Examples of such applications may be transmitting signals received from a camera to be stored on one or more disks, or digitized data from a A/D (analog to digital) converter to a filtering device.

30 A suggested solution in a data acquisition system has been the use of two memories being loaded and emptied of data in an alternating fashion, by loading one of the memories while at the same time unloading the other and switching at convenient intervals, and thus making a so called "swinging buffer". This has the advantage of allowing varying data transfer rates, as well as giving room for data processing on continuous streams of data.

WO 97/36244

PCT/NO97/00007

2

Known systems using this technique comprises a first I/O module receiving data and transmitting these data to a first memory. When the first memory module has been filled the data passing the I/O module is transmitted to the second
5 memory module, and at the same time the data in the first memory is transmitted to a second I/O module which may forward the data e.g. to a processor. In previous systems using this technique the modules were connected using VME bus and/or VSB (VME Sub-system Bus), and were therefore
10 limited to less than 40 MB/s. Using the same concept in a system based upon the PCI local bus a transfer speed of more than 100 MB/s is achieved.

In practice it was found that the system described above would have to use PMC modules to handle the data from
15 the primary and secondary bus, a controller to control the loading and unloading of each memory and a PCI-PCI bridge to secure correct communication between the PCI local bus on the two sides of the system. This is a complicated system which is difficult to make sufficiently compact to be
20 implemented in a local PCI subsystem on a VMEbus module.

It is an object of this invention to provide a compact I/O-system being capable of transferring data at a speed of more than 100 MB/s. It is also an object of this invention to provide a compact I/O-system being adapted to be used in
25 an existing PCI or related system, the PCI system optionally being a subsystem in a VMEbus system.

The objects of this invention are achieved using an assembly characterized that it also comprises at least two control devices, e.g. a 1960th RP processor from Intel[®], adapted to said standard, each said control device having three
30 ports of which the first port is connected to a block of memory devices for alternately loading and unloading of data to and from said memory block, the second and third ports are connected to said primary bus and secondary bus and are
35 capable of communication with said primary bus and secondary bus using said standard, each control device being capable of loading data received from the primary bus, and transmitting downloaded data to the secondary bus, the said

WO 97/36244

PCT/NO97/00007

3

second and third port in each of the said control devices comprising communication bridge, e.g. a PCI to PCI bridge, providing data communication between the primary and secondary bus, and having a primary and a secondary port.

- 5 According to a preferred embodiment of the invention the predetermined standard is PCI local bus or equivalents and the assembly comprises a first and a second control device, each having a third port connected to a memory device, said primary port of the first control device being
10 connected to said primary bus and said secondary port being connected to the secondary bus, said primary port of the second control device being connected to said secondary bus and said secondary port being connected to the primary bus. This embodiment provides a symmetric circuit for equally
15 good communication both ways through the assembly.

The invention will now be described by way of example referring to the accompanying drawings:

- Figure 1 is a diagram showing the structure according to the present invention.
- 20 Figure 2 is a diagram showing an application example; a data recorder with multiple SCSI disks.
- Figure 3 is a diagram showing a second application example; a data acquisition system with DSP.

- Figure 1 gives a schematic view of the invention,
25 having two blocks of memory devices 3 each coupled to a third port on a control device 4,5. The block of memory devices may be built from any available random access memory device such as DRAM and SRAM. Typical memory sizes for each of the two memory blocks starts at 4MB, with an upper limit
30 defined by the available technology, currently 1GB.

- The control devices 4,5 comprise three ports, one being connected to the memory block 3 and the other two
4P,4S,5P,5S being connected to the primary 1 and secondary 2 busses, respectively. The control devices are adapted to
35 loading and unloading the memory block with data to and from devices 6,7 connected to the primary and secondary busses,

WO 97/36244

PCT/NO97/00007

4

to and from the memory block connected to the third port of each control device. The control devices 4,5 also each comprises a bridge between the second and third ports providing communication between the two ports 4P,4S,5P,5S as well as a possibility to process the data, and to synchronize and control the data flow. The communication bridges each comprise a primary 4P,5P and a secondary 4S,5S port.

In addition to the bus bridge, the control devices 4,5 may preferably also comprise a micro-processor core, memory controller, means of address translation, messaging unit, DMA controllers and other peripheral interfaces. The control devices 4,5 may also comprise means for communication with each other using the PCI local bus, in order to co-ordinate the loading and unloading of data from the memory devices 3 and optimize the data transfer through the assembly. In this way the control devices may choose to switch from loading to unloading and vice versa before the memory devices are full or empty, depending on the data and control signals transmitted from other circuits 6,7 in the system in which the invention is used.

The other circuits 6,7 connected to the busses may be using a data bus of any suitable kind. The data bus will, however, preferably be a PCI local bus or a related standard for communication between different electronic circuits. The interfaces are adapted for transmitting signals to and from the circuit according to the invention.

Figure 2 and 3 present diagrams of configurations in which the invention may be used.

Figure 2 shows a system where digital data is received from a camera 8 and is transferred to one of the memory blocks 3 by one PMC module 6, using the primary PCI bus 1. Multiple SCSI controller PMC modules 7a,7b,7c connected to the secondary PCI bus moves the data from the memory to multiple SCSI disks 9a,9b,9c. (SCSI is a widely used standard for storage devices such as hard disks.) An assembly according to the invention 3,4,5 (see figure 1) is used to control the flow of data to the disks 9a-9c.

WO 97/36244

PCT/NO97/00007

5

The example in figure 3 shows a data acquisition system where analog data from e.g. a sonar is digitized in an external A/D converter 12, and fed into one memory block 3 through a parallel input PMC module 6 connected to the primary bus 1, using the PCI bus protocol. On the secondary bus 2 a PMC module 7 with a DSP (digital signal processor) performs an initial filtering of the data which is transmitted to a main DSP engine 11. The A/D converter 12, the card comprising the assembly according to the invention and the main DSP engine 11 may all be connected to a VME bus, which typically is used for communication between the data acquisition system and a host processor also connected to the VMEbus.

Other devices used in connection to the assembly may be of any kind as long they conform to the related standard. Such devices include:

- Bus-to-Bus Bridge (chips and modules) for connection to standard busses such as RACEway, SCI, PCI, VMEbus, VSB.
- A/D Converter (chips and modules).
- Parallel I/O device (chips and modules).
- Storage controller (chips and modules) for e.g. SCSI.
- Network interface (chips and modules) for connection to standard networks such as Ethernet, ATM, FDDI, Fiber Channel.
- DSP processor (chips and modules).
- Frame grabber (chips and modules).
- Graphics (chips and modules).

WO 97/36244

PCT/NO97/00007

6

C l a i m s

1. Data transfer assembly comprising a primary (1) and a secondary (2) bus for electronic, digital data signals adapted to a predetermined standard, e.g. a PCI local bus, at least two electronic memory devices (3) of any known type, and means for storing and down-loading of the electronic data to and from said busses (1,2),

c h a r a c t e r i z e d in that it also comprises at least two control devices (4,5), e.g. a i960®RP processor from Intel®, adapted to said standard, each said control device having three ports of which:

the first port is connected to one of the said memory devices (3) for loading and unloading of data to and from said memory device,

the second and third ports (4P,4S,5P,5S) are connected to said primary and secondary busses (1,2) and are capable of communication with said primary and secondary busses using said standard,

each control device (4,5) being capable of loading data received from the busses, and transmitting downloaded data to the said busses (4,5),

the said control devices comprises a communication bridge, e.g. a PCI to PCI bridge, between its ports (4P,4S,5P,5S), providing data communication between the primary and secondary busses.

2. Assembly according to claim 1,

c h a r a c t e r i z e d in that the predetermined standard is PCI local bus or equivalents and the assembly comprises a first and a second control device (4,5), each having a third port connected to a memory device (3),

said primary port (4P) of the first control device (4) being connected to said primary bus (1) and said secondary port (4S) being connected to the secondary bus (2),

said primary port (5P) of the second control device (5) being connected to said secondary bus (2) and said secondary port (5S) being connected to the primary bus (1).

WO 97/36244

PCT/NO97/00007

7




3. Assembly according to claim 1 or 2,
c h a r a c t e r i z e d in that the control devices (4,5)
are capable of communication with each other to co-ordinate
the loading and unloading of data in the memory devices (3).

4. Assembly according to one of the preceding claims,
c h a r a c t e r i z e d in that the assembly is adapted to
receiving data using the primary bus (1) and transmitting
data using the secondary bus (2),
and alternatively loading the first memory device with
data received from the primary bus (1) and transmitting data
from the second memory device through the secondary bus (2)
and vice versa.

WO 97/36244

PCT/NO97/00007

1/1

Figure 1Figure 2Figure 3

AUG 31 2006

INTERNATIONAL SEARCH REPORT

International application No.
PCT/NO 97/00007

A. CLASSIFICATION OF SUBJECT MATTER

IPC6: G06F 13/38
According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC6: G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

SE,DK,FI,NO classes as above

Electronic data base consulted during the international search (name of data base and, where practicable, search terms used)

EDOC, WPIL

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category*	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	EP 0629956 A2 (INTERNATIONAL BUSINESS MACHINES CORPORATION), 21 December 1994 (21.12.94)	1
A	US 5502822 A (MAKOTO TAKEBE), 26 March 1996 (26.03.96)	1
A	US 5301220 A (HUNG Y. WONG), 5 April 1994 (05.04.94)	1

☐ Further documents are listed in the continuation of Box C.☒ See patent family annex.

* Special categories of cited documents

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *I* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance: the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance: the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art

Z document member of the same patent family

Date of the actual completion of the international search

Date of mailing of the international search report

4 Sept. 1997

08 -09- 1997

Name and mailing address of the ISA/
Swedish Patent Office
Box 5055, S-102 42 STOCKHOLM
Facsimile No. +46 8 666 02 86

Authorized officer

Jan Silfverling
Telephone No. +46 8 782 25 00

Form PCT/ISA/210 (second sheet) (July 1992)